B TON O					 		Shee	
Form PT (1449 U.S. Department of Commerce (Rev. 888) Patent and Trademark Office				Attorney Docket No.: 0321.67421		Serial No.: 10/7		
(Rev. 1888)				Applicant: Andrew B.	Kahng et al.			
(Use several sheets if necessary)				Filing Date: February	25, 2004	004 Group: 2825		
U.S. PATE	NT DOCUMENTS			<u> </u>		<u> </u>		
Examiner						Fi		
tritial*	Document Number Date			Name		Subclass		
							<u> </u>	
		 	 				-	
5005:01							<u> </u>	
FUHEIGN	PATENT DOCUMENTS		7			<u> </u>	Γ_	
		_					Trar	
	Document Number	Date	Country		Class	Subclass	Ye	
							<u> </u>	
						ļ		
<u>. </u>								
	OTHER	DOCUMENTS	S (Including A	uthor, Title, Date, Pertine	ent Pages, Etc.)			
	International Technology					t/		
12	Y. Cao., P. Gupta, A.B. H Assessments in Nanome	Kahng, D. Sylv	ester and J. \	/ang. "Design Sensitiviti	es to Variability:	Extrapolation	ons a	
	"The Outlook for Semiconductor Processes and Manufacturing Technologies in the 0.1-µm Age", (2001) http://www.cyberfab.net/events/013mmts/links013.html.							
	M.L. Rieger, J.P. Mayhew and S. Panchapakesan, "Layout Design Methodologies for Sub-Wavelength Manuf. Proceedings of Design Automation Conference, 2001, pp. 85-92.							
++	Chiang Yang, "Challenges of Mask Cost and Cycle Time", SEMATECH: Mask Supply Workshop, Intel, 2001. W. Carpenter, "International SEMATECH" A Focus on the Photomask Industry (International SEMATECH") (2000)							
\dashv	tencor.com/company_info/magazine /autumn00/Inter_SEMATECH_photomaskindustry_AutumnMag00-3.pdf							
	B. Bruggeman et al., "Microlithography Cost Analysis", Interface Symposium, 1999. S. Murphy, Dupont Photomask, SEMATECH: Mask Supply Workshop, 2001.							
	A. Agarwal, D. Blaauw and V. Zolotov, "Statistical Timing Analysis Using Bounds and Selective Enumeration", ACMIEEE International Workshop on Timing Issues in the Specification and Synthesis of digital Systems, 20							
+-+	1243-1260. Robert R. Kinnison, Applied Extreme Value Statistics, Battelle Press, 1985.							
ga	W. Chuang, S.S. Sapath Timing Constraints", <i>Proc</i>	ekar and I.N.	Hajj, "Delay aı	nd Area Optimization for	Discrete Gate \$	Sizes under .4.	Dout	
Evaminar	Q 2 8.	- ا						
Examiner	Jamospus	n Ton	\ Date	e Considered // -	-26-05			

Sheet 2 of 2 U.S. Department of Commerce Attorney Docket No.: 0321.67421 Serial No.: 10/787,070 Patent and Trademark Office Applicant: Andrew B. Kahng et al. INFORMATION DISCLOSURE CITATION (Use several sheets if necessary) Group: 2825 Filing Date: February 25, 2004 U.S. PATENT DOCUMENTS Examiner Filing Date Initial* **Document Number** Date Name Class Subclass If Appropriate FOREIGN PATENT DOCUMENTS Translation **Document Number** Date Country Class Subclass Yes No OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) R. Nair, C.L. Berman, P.S. Hauge and E.J. Yoffa, "Generation of Performance Constraints for Layout" IEEE Transactions on Computer Aided Design, 8(8), 1989, pp. 860-874. A.E. Dunlop, J.P. Fishburn, D.D. Hill and D.D. Shugard, "Experiments using Automatic Physical Design Techniques for Optimizing Circuit Performance", Proc. IEEE International Symposium on Circuits and Systems, (2), 1990, pp. 847-M. Sarrafzadeh, D.A. Knol and G.E. Tellez, "A Delay Budgeting Algorithm Ensuring Maximum Flexibility in Placement", IEEE Transactions on Computer Aided Design of Integrated circuits and Systems, 16(11), 1997, pp. 1332-1341. Synopsis Design Compiler, http://www.synopsys.com/products/logic.html Famos Sun Lin Examiner Date Considered

*Examiner:

Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.